BEGIN:VCALENDAR
VERSION:2.0
PRODID:-// - ECPv6.15.18//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-ORIGINAL-URL:https://tilos.ai
X-WR-CALDESC:Events for 
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20210314T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20211107T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20220313T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20221106T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20230312T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20231105T090000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20220629T100000
DTEND;TZID=America/Los_Angeles:20220629T110000
DTSTAMP:20260403T123801
CREATED:20250904T171857Z
LAST-MODIFIED:20250904T171857Z
UID:7359-1656496800-1656500400@tilos.ai
SUMMARY:TILOS Seminar: The FPGA Physical Design Flow Through the Eyes of ML
DESCRIPTION:Dr. Ismail Bustany\, Fellow at AMD \nAbstract: The FPGA physical design (PD) flow has innate features that differentiate it from its sibling\, the ASIC PD flow. FPGA device families service a wide range of applications\, have much longer lifespans in production use\, and bring templatized logic layout and routing interconnect fabrics whose characteristics are captured by detailed device models and simpler timing and routing models (e.g. buffered interconnect and abstracted routing resources). Furthermore\, the FPGA PD flow is a “one-stop shop” from synthesis to bitstream generation. This avails complete access to annotate\, instrument\, and harvest netlist and design features. These key differences provide rich opportunities to exploit both device data and design application specific contexts in optimizing various components of the PD flow. In this talk\, I will present examples for the application of ML in device modeling and parameter optimization\, draw attention to exciting research opportunities for applying the “learning to optimize” paradigm to solving the placement and routing problems\, and share some practical learnings.
URL:https://tilos.ai/event/tilos-seminar-the-fpga-physical-design-flow-through-the-eyes-of-ml/
LOCATION:Virtual
CATEGORIES:TILOS Seminar Series
ATTACH;FMTTYPE=image/jpeg:https://tilos.ai/wp-content/uploads/2023/09/bustany-ismail.jpg
END:VEVENT
END:VCALENDAR